An ultra-efficient design of fault-tolerant 3-input majority gate (FTMG) with an error probability model based on quantum-dots

Loading...
Thumbnail Image

Date

2023

Authors

Ahmadpour, Seyed-Sajad
Navimipour, Nima Jafari
Kassa, Sankit
Misra, Neeraj Kumar
Yalcin, Senay

Journal Title

Journal ISSN

Volume Title

Publisher

Pergamon-Elsevier Science Ltd

Open Access Color

OpenAIRE Downloads

OpenAIRE Views

Research Projects

Organizational Units

Journal Issue

Abstract

Quantum-dot cellular automata (QCA) has recently attracted significant notice thanks to their inherent ability to decrease energy dissipation and decreasing area, which is the primary need of digital circuits. However, the lack of resistance of QCA circuits under defects in previous works is a vital challenge affecting the stability of the circuit and output production. In addition, with the high defect rate in QCA, suggesting resistance and stable structures is critical. Furthermore, the 3input majority gate is a fundamental component of QCA circuits; therefore, improving this essential gate would enable the development of fault-tolerant circuits. This paper recommends a 3-input majority gate which is 100% fault-tolerant against single-cell omission defects. Moreover, the fundamental gates are introduced based on the proposed gate. In addition, an adder and a 1:2 decoder are also designed. Using QCADesigner 2.0.3 and QCAPro software, simulations of structures and analysis of power consumption are performed.

Description

Keywords

Full-Adder, Full-Adder, Cellular-Automata, Decoder, Error Probability Model, Full-Adder, Fault-tolerant 3-input majority gate (FTMG), Cellular-Automata, Power Consumption

Turkish CoHE Thesis Center URL

Fields of Science

Citation

2

WoS Q

Q2

Scopus Q

Q1

Source

Computers & Electrical Engineering

Volume

110

Issue

Start Page

End Page